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RIPPLE CANCELING IN POWER

CONVERSION CIRCUITS

CROSS -REFERENCE TO RELATED

celing ripples at the source instead of filtering them , the

power conversion circuits described herein require fewer

passive elements that conventional techniques ( e. g ., less

APPLICATIONS

cost, smaller physical size , etc .) and provide output voltages
having improved quality, for example .

[0001] This application claims priority from U .S . Provi

circuit, a main storage element, and a resonant tank . The

sional Patent Application Ser. No. 62 /472 ,936 , filed Mar. 17 ,

2017 , entitled “ ULTRA - LOW RIPPLE INVERTERS AND

[0007] In an aspect , a power circuit includes a switching

switching circuit is configured to control a power flow

ZERO FUNDAMENTAL RIPPLE CONVERTERS FOR

between an input and an output. The main storage element

DISTRIBUTED GENERATION APPLICATIONS .” The

is electrically connected in series with the switching circuit.

entire contents of the above - identified application are

expressly incorporated herein by reference , including the

circuit and configured to compensate for switching ripples in

contents and teachings of any references contained therein .

[0008 ] In another aspect, a power conversion circuit

STATEMENT REGARDING FEDERALLY
SPONSORED RESEARCH OR DEVELOPMENT
[0002] This invention was made with government support
under DE -EE0006521-M008 ( Subaward 2014 -0654 - 18 )
awarded by the U .S . Department of Energy . The government
has certain rights in the invention .

BACKGROUND

The resonant tank is electrically coupled to the switching

the main storage element.

includes an input terminal, a coupled inductor, a switching
circuit , and an output terminal. The input terminal is con

figured to receive a direct current. The coupled inductor is
electrically coupled to the input terminal and has an inherent

magnetizing inductance . The switching circuit is electrically
coupled to the coupled inductor and is configured to alter
nate the flow of the direct current through a first winding of

the coupled inductor to produce an alternating current in a
second winding of the coupled inductor. The alternating

[0003] Massive integration of distributed energy resources

current has a first phase . The output terminal is electrically
coupled to the coupled inductor and is configured to provide

ments for filtering elements. Switching converters rely on
the switching between multiple modes of operation to gen

of the coupled inductor is configured to compensate for

has resulted in a demand for miniaturized power conversion
circuits ( e. g ., inverter topologies, etc .) with minimal require

erate a desired output. Conventional power electronic con

verters utilize semiconductor switches to generate a voltage

the alternating current. The inherentmagnetizing inductance
ripples in the alternating current caused by the alternating
flow of the direct current through the first winding of the

coupled inductor. In this manner, the alternating current is

substantially rippleless (e .g ., without ripples ) at the first

pattern to be filtered by inductors and capacitors. Although
simple and
these Conventional
conventional switching
switching converters
converters are
are simple
and
require a low number of components , they output large

output terminal..

ripples. To reduce the ripples, bulky inductors and capacitors
are required .

includes receiving an electrical direct current at a coupled

[ 0004 ] Conventionally , ripples induced in switching con

verters are filtered using LC or LCL filters . Although this
method of filtering switching ripples is effective and low
cost, it cannot provide ripple - free voltage and current sig
nals. Additionally, if low ripple outputs are of interest , the
size of the converter will increase due to the requirements
for larger filtering elements . Unlike traditional applications,
modern power converters are expected to be small, low cost,

and offer lighter weights while maintaining low input/ output
ripples and high efficiency.
[ 0005 ] Another challenge with conventional switching
converters is the utilization of electrolyte capacitors. These
capacitors are the first cause of failure in switching convert
ers . An average life span of an industrial grade electrolyte
capacitor is 5 to 7 years . However, the remaining circuit
components , including the semiconductor switches , offer
more than 30 years of life expectancy on average. Hence,
systems ( e. g ., solar energy systems, etc .) including conven
tional switching converters that utilize electrolyte capacitors

[0009 ]. A method of canceling current ripples in accor

dance with yet another aspect of the present disclosure
inductor via an input terminal. A direction of the flow of the

electrical direct current is switched through a first winding

of the coupled inductor to generate an electrical alternating

current in a second winding of the coupled inductor. An
inherent magnetizing inductance of the coupled inductor

compensates for ripples in the electrical alternating current

caused by the switching . The compensated electrical alter

nating current is provided at an output terminal of the

coupled inductor.
[0010 ] Other objects and features will be in part apparent
and in part pointed out hereinafter.
BRIEF DESCRIPTION OF THE DRAWINGS
[0011 ] FIG . 1 illustrates a schematic of a three - phase ZFR

converter according to an embodiment .

[0012 ] FIG . 2 illustrates a schematic of a single -phase

ZFR converter having two ZFR legs according to an
embodiment.

[0013 ] FIG . 3 illustrates a schematic of a single-phase

have their expected life spans reduced to less than 10 years ,

ZFR converter having one ZFR leg according to an embodi

Hence, power conversion circuits with minimal filtering

ment.
10014 ) FIGS . 4A and 4B illustrate schematics of switching
modes A and B , respectively , of a converter according to the

SUMMARY

embodiments of FIGS. 1 - 3 with the phase current flowing
into the converter.

which can jeopardize the return - on - investment analysis .

capacitors are of interest .

[0006 ] Aspects of the present disclosure describe power
conversion circuits (e. g., converters , inverters, etc .) that
utilize a coupled inductor to cancel current and voltage
ripples generated by switches within the circuits . By can

[0015] FIGS. 5A and 5B illustrate schematics of switching
modes A and B , respectively, of a converter according to the

embodiments of FIGS. 1 -3 with the phase current flowing
out of the converter.
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[0016 ] FIG . 6A illustrates a schematic of a bi-directional

converter leg of a basic switching converter according to an

embodiment.
[ 0017 ) FIG . 6B illustrates a schematic of a bi-directional

converter leg of a super switching converter with ripple
cancellation mechanisms that form a ZFR converter accord

ing to an embodiment.

[ 0018 ] FIGS. 7A and 7B illustrate schematics of switching
modes A and B , respectively , of a ZFR converter according
to the embodiments of FIGS . 6A and 6B .
[0019 ] FIG . 8 illustrates waveforms of the bi-directional
converter leg during the switching modes shown in FIGS .

7A and 7B .

[0020 ] FIG . 9 illustrates a schematic of a ZFR converter

including damping resistors according to an embodiment.

[0021 ] Corresponding reference characters indicate corre

sponding parts throughout the drawings .

DETAILED DESCRIPTION

[0022 ] Existing power inverters utilize switching topolo
gies such as two-or -multi- level topologies to generate a

sinusoidal voltage. Pulse width modulation is a method for
modulating the reference signal on a train of pulses with a
much higher frequency than the reference signal itself. The

output of this modulation is supplied to the power stage of
the inverter to generate a train of voltage pulses. As a result ,

transformer. Llp and L2p will cancel the impacts of L3p,
where p is an arbitrary phase .
[0025 ] This converter does not have any significant input/
output current/voltage ripples . In a practical implementa
tion , exact matching of inductive elements cannot be
achieved . Hence , the high - frequency ripple filter capacitors
(i.e ., C4 , C4 , and C4c ) are added to filter the high frequency
ripples on the phase outputs . Selection of these capacitors

depends on the accuracy of the design of the coupled

inductor. A suitable value is in the range of 0 .1 to 1 uF . The

dc bus capacitor C , has a similar situation . In an embodi

ment, this capacitor is not needed and is included to com
pensate for the non -ideal coupling of transformers Ty , and
Tp3 , where p is an arbitrary phase .
[0026 ] The filtering inductors (L L 16 , Lie ) increase the
inductance of the DC -bus connection path to enforce the
appearance of transformer magnetizing inductance on the
fictitious L3p, where p is an arbitrary phase . Each main

transformer set (i.e ., T . , T2
P2 , T3, where p is an arbitrary
phase ) forms a three - port coupled inductor that functions as

the main ripple -canceling mechanism of each arbitrary

phase p . Pairs of the switching transistors (i.e., Q . : Q2,
b , and c, respectively. The floating -dc-link capacitors pro
vide a locally floating dc-bus for each phase . The floating
Q3:Q4, Qs :Qo) form the switching inverter legs of phases a ,

dc -link capacitor C2 , aids canceling the dc -bus ripples by
providing a net voltage of zero across Lip , where p is an

the voltage generated by the inverter has to be filtered so that

arbitrary phase . Each diode of the ZFR inverter is the

signal is extracted . This filter is often a LC or a LCL filter.

number from 1 to 6 . The output ripple canceling inductors

the high frequency pulses are removed and the reference

However, filtering will not eliminate this ripple and the
output voltage suffers from switching harmonics . Ripple
canceling topologies as disclosed herein take another route .

Instead of filtering the ripples , aspects of the present dis
closure cancel the ripples at the source . This significantly

reduces the amount ofpassive elements that are required and

improves the quality of the output voltage .

ZFR Inverters

[0023 ] In this section , single and three phase ZFR invert
ers are described . A ZFR inverter in accordance with an
aspect of the disclosure is designed by extending the tradi
tional inverter leg topology using voltage and current ripple
cancellation tanks. In this manner, a coupled inductor creates
voltage and current ripples with similar amplitudes and

opposite signs to cancel the ripples induced by the switching

function . The schematic of the ZFR inverter is shown in
FIG . 1. The ZFR inverter includes a DC bus capacitor (C1),
filtering inductors (Lla , L1b, Lie) , main transformers (i.e.,
coupled inductors) (Ta3 , Tb3 , Tc3 , Tal, Tb1, Tci , T 2, Tb2!
Tc2 ), switching transistors ( Q2, Q4, Qo, Q1, Q3, Q5 ), floating
dc- link capacitors (Cza, C26, Cze), diodes, output ripple
canceling inductors (L2a , L2b , L2c), output ripple canceling
capacitors (Cza , Cabe Cze), magnetizing inductors (L3L3b
Lze ), and high -frequency ripple filter capacitors (Cla, C4b ,
C4c).
10024 ] Unlike traditional inverters, the ZFR inverter of
FIG . 1 does not have a filtering inductor on the phase outputs
and themain inductors are themagnetizing inductance of the

phase transformers (i. e ., L2 , Lan , and L2 ) which are illus

trated by a dashed line. In practice, these inductors are
formed within the transformers and no external inductors are

required . These magnetizing inductors are inherent to each

transformer and are present due to the non -ideality of the

freewheeling diode of each switch Qi, where i is an arbitrary

L2o generate a canceling ramp current that cancels the ramp
generated by the magnetizing inductor Lzn , where p is an

arbitrary phase . The output ripple canceling capacitors C3p

provide a locally floating voltage equivalent to the output
voltage such that Lyn forms a canceling current ramp, where

p is an arbitrary phase .
[0027 ] A ZFR single phase converter has a similar struc

ture. Instead of three ZFR legs, two ZFR legs are utilized to

form a single phase converter as shown in FIG . 2 . In another

approach , one ZFR leg and one standard leg are utilized to

eliminate the extra components, as shown in FIG . 3 . In this

embodiment of FIG . 3 , the PWM is applied to the ZFR leg
while the standard leg is only for switching between the
positive and negative half -waves. In a single- phase ZFR
inverter, dc bus capacitor C , cannot be eliminated because

this capacitor provides the single phase 120 Hz power ripple .
[0028 ] To study thebehavior of the ZFR converter, the two
modes of operation for the phase a of this converter are
illustrated in FIGS. 4A and 4B . Benefits of a ZFR converter
vanish during discontinuous conduction modes and , hence ,
such conditions are not described here .
f0029 ]. In mode boost A as shown in FIG . 4A , switching
transistor Q , is active and power flows from the output to
charge the magnetizing inductor of Lzz. During this mode,
magnetizing current of Lze is increasing . To compensate for
the rise in the input current, the coupling of transformers

Tal: Taz is utilized to sample the voltage of magnetizing

inductor Lza and create a voltage of av L3a across transformer
Ta2:

[0030 ] In the steady state operation of the converter, the
output ripple canceling capacitor Cza is charged to the
momentarily phase a voltage (i.e ., Va(t) =Vc3a (t)). To achieve

this , a sufficiently small value of output ripple canceling

capacitor Cza is required. On the other hand, if output ripple

Sep . 20, 2018

US 2018 /0269791 A1
canceling capacitor Cza is too small , it will not maintain a
fixed voltage during one switching cycle . Selection of output

ripple canceling capacitor Cz, depends on the output ac
voltage, rated power as well as the switching frequency . To

design a 1 kW ZFR leg , a suitable capacitor value is 3 . 9 uF.
[0031 ] Considering a fixed voltage for output ripple can
celing capacitor Cza during one switching period , the
induced voltage by the transformer directly results in a
current rise within transformer Ta2 as L2 diz2d /dt= va - ava
Vc3aa - ava. Comparing this equation with Lzediz3d/dt =va
and ital = - aicza, it can be derived that if L2, - a ( 1 - a )Lza, the
rise in the current ofmagnetizing inductor Lza is canceled by
the ripple of output ripple canceling inductor L2q . Hence , the
effective input ripple is almost zero (validity of these equa
tions is with the assumption that dvc _ dtæ0 ). Based on this
equation , there is a limit in selection of a as ( < a < 1. In

practice, a = 0 .25 is a good performing selection . Higher
values of a result in a larger voltage on output ripple

canceling inductor L2, and demands a larger inductor. Selec
tion of magnetizing inductor L3a is achieved by setting a
maximum ripple limit oni, 3 ,. This limit defines the range of

continuous conduction mode for the ZFR inverter of the
present disclosure .
[0032] On the dc side, floating - dc-link capacitor C2, is
being discharged into the dc bus capacitor C , at a constant
rate of ide = illa. In the steady state operation of the converter ,
floating -dc - link capacitor Cza has the same voltage as the dc
bus capacitor C1. Hence , when the switching transistor Q? is
active, variations of the current of filtering inductor Lla is
defined by L , dizi / dt= v , +V022 - V 7.3 - Vde. The transformer
ratio of 1 :1 between transformers Taz and Tal induces the
input voltage to transformer T . 3, which cancels the effect of
the input voltage . Also , Vc2a + Vdcby neglecting the ripples on
the floating-dc -link capacitor Cza . To achieve this , 10 uF is
a suitable capacitor value for the floating - dc - link capacitor.
Therefore , the current of filtering inductor L , is almost

constant. Hence, by properly designing the converter with

respect to the switching period , the claim of almost zero

ripple is valid . In conclusion , the larger floating- dc -link

capacitors Car and output ripple canceling capacitors C3x are
selected , a better zero ripple behavior is achieved but at a
higher cost of manufacturing and larger size requirements.

[ 0033] In the second mode of operation , switching tran
sistor Q , is active , as illustrated in FIG . 4B . In this mode ,
V23 , V - V < 0 . This discharges the ripple induced in the
magnetizing inductor during the first mode . The equations

proving the almost zero ripples are still valid and hence , the

converter operates with a negligible input or output current

ripples.

[0034 ] FIGS. 4A and 4B illustrate the operation modes of

the ZFR inverter leg in a boosting current pattern i.e .,
current flowing from phase a to the ZFR inverter leg ). The

bucking mode where the current flows from the dc bus to
phase a has a similar analysis . The two modes for the buck
ZFR inverter leg are illustrated in FIGS . 5A and 5B .
Modeling
[ 0035 ] First, the average model of one inverter leg is
derived for a fixed duty cycle of dq = ( 1 - d 'a) where d , is the
duty cycle of switching transistor Q2. Assuming that dc bus
capacitor C1 is a voltage source (i.e., Vcia = Vde), we have :

CzaVcza =dafilja-del Testdaitza

(1a )

CzaÜCza = illa

(1b )

CHAV CAa=i1a1 -(illa +izzatilga)-ia

Ladi12a=(1-a)VCH -VCza-adav cza

( 1c)
(1d)
( 1e)

L3d132 =VC4c-day cza

(11)

Llalla =V 20- Vdc

[0036 ] where i , is the inward phase current. If the trans
former was ideal , ital would be equal to illa + ai L2a. How

ever, a practical transformer depends on the variations of
flux , dv / dt, which is zero for dc frequencies . Therefore , no

practical transformer can have a coupling of 1 : 1 for de

frequencies. Hence , the ZFR inverter described herein
implements a practical transformer as a dynamical system
with a transfer function of s/(s + 2af, ) where f, defines the
pass band of the transformer . In this manner , a zero is
introduced at the dc frequency and a pole at s = - 2af, to
cancel this zero for higher frequencies . This approach mod

els a practical transformer that does not pass any de signals
but can pass ac signals with a gain 1 (assuming that the
frequency of interest, f, is far higher than the location of the

pole 10f sf). To achieve this, a dummy state variable of ital
is introduced as:
i 191= - 211/pital+(VC2a - Vde) Lla + a((1 –a )vc4a- V Czat
adavcm )/L2a

(2)

which can emulate the behavior of a practical transformer.
Using this model , the dc components of the average model
of the system for a duty cycle of da can be calculated as:
V cza = Vdc
( 3a)

VC3a = davde
VCAR= davde
illa = ia

a

la
hora

iz ,=0

(31)
?zza = ia (1-da) (da )
[0037 ] which suggests that the converter should not get
close to d , = 0 . In the normal sinusoidal applications where
da = 0 .5 + K cos(wt), there should be no problems as long as
K < 0 . 5 . However, if one is interested in using zero vectors to

get additional benefits such as 33 % reduction in the switch

ing losses by maintaining one phase in on or off states for
be observed in magnetizing inductor Lla . Hence , those
methods should not be applied for a ZFR converter. A ZFR
converter has to maintain d . > 0 .
[0038] Based on this model, the ZFR converter described

one third of each cycle , then largemagnetizing currents will

herein acts similar to a standard inverter leg . Hence ,
V /V1 = d . Therefore , as long as d > 0 , all of the existing

Pulse Width Modulation (PWM ) methods available for

traditional inverters can be applied to the ZFR inverter
described herein .

The Class of Zero First- Order Ripple Converters
[0039 ] In this section , a class of damped bi- directional

Zero First-order Ripple (ZFR ) converters is described and
modeled for both buck and boost modes of operation .

[0040 ] ZFR Converters : A Class of Nearly Zero Ripple
Converters
[0041] FIG . 6A illustrates the widely used converter leg

which can operate as a buck or a boost converter to manage
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the flow of power between a high voltage side of de bus

capacitor C , and a low voltage side of a floating-dc- link

capacitor C2. This converter is efficient, small, modular, and
has a low cost of manufacturing. However, the most sig

nificant drawback of this converter is the requirement for
large input and output filtering capacitors. In this converter,
in is a train of pulses and i, has triangular ripples. Both of
these currents induce voltage ripples on the output and input
capacitors, respectively . Traditionally, this issue was
resolved by simply selecting large capacitors for dc bus

deploram -aven- LTLIC
and the variations of the current follows a second order

differential equation . As a result, only the first order ripples

of the input current are canceled . The above second order
variations are negligible for a properly designed converter.

Additionally, i 2 has a zero dc value . Hence , during each

capacitor C , and floating -dc- link capacitor C , . However ,

period , the above integral is calculated over a signal that is

this solution increases the weight, cost, and volume of the
converter.
[0042 ] For this reason , the class of ZFR converters
described herein is incorporated to eliminate the require

Since only the first derivative is zero , this converter is called

ments for large filtering capacitors . In the first step , the

placement of filtering inductor L? is changed from its place
ment in conventional approaches . This filtering inductor ,

which is the main energy storage element in a switching

converter, is located in series with the switching unit as is
denoted as magnetizing inductor L2 in FIG . 6B . Then a

coupled inductor ( e.g ., T & : T ): T .) is introduced to compen

sate for the switching ripples as described in the following .

[0043 ] It should be noted thatmagnetizing inductor Lz is
in factnot a separate inductor and is the internal magnetizing

inductor of the transformer. Hence , similar to a flyback

converter, the design of the transformer is such that the core

provides sufficient energy storage capability ( e. g., by addi
tion of an air gap ) . Also , the duty cycle of switching

transistor Q2 is d and the duty cycle of switching transistor
Qi is d'= 1 - d . The switching period is Tsw = 1 /fw .

10044 ] The two modes of operation for this ZFR converter

are illustrated in FIGS . 7A and 7B . These modes are
developed with the assumption of Continuous Conduction
Mode (CCM ) with respect to magnetizing inductor Lz. It
should be noted that some benefits of this converter are lost
for the case of Discontinuous Conduction Mode (DCM ) and
hence, DCM is not described herein .
[ 0045 ] Modes of Operation and Design Requirements
[0046 ] When switching transistor Q , is active , magnetiz
ing inductor Lz is connected to the input (i.e., high - fre

crossing zero which helps to keep the integral negligible .
a Zero First-order Ripple or Zero FundamentalRipple (ZFR )

converter.
[0048 ] On the output side, floating -dc- link capacitor C2 is
being discharged into the output capacitor (i.e ., dc bus

capacitor ) C , at a constant rate of i = 1, 1 . In the steady state
operation of the converter, floating -dc -link capacitor C , has

the same voltage as the output capacitor. Hence , when the

switching transistor Q , is active, variations of the current of

filtering inductor L1 is defined by L?dizi/dt= Vin + V c2 - VTc

Vout. The transformer ratio of 1: 1 between transformers Ta
and T . induces the input voltage (i.e., V ta =Vin ) on trans
former T . Also , during the steady state operation , VC2 Vout
by neglecting the ripples on floating-dc - link capacitor C2 .

Therefore , the current of filtering inductor L? is almost
constant considering the fact that L? dizi/dt= Vin + V c2 - V 7c
Vour 0 . Similar to output ripple canceling inductor L2, the
accurate current of filtering inductor L , follows

Leylim - ,162

Il

which is a second order differential equation with the first
order variations of zero in the vicinity of t = 0 . Hence , by
properly designing the converter with respect to the switch
ing period , the claim of almost zero ripples is valid . In

conclusion , the larger floating -dc - link capacitor C2 and out
ripple behavior is achieved . But this is gained at a higher

quency ripple filter capacitor C4) as shown in FIG . 7A .
Hence , a rise in the current of this magnetizing inductor is
observed such that Lzdi , z/ dt = Viv . To compensate for this

put ripple canceling capacitor Cz are selected , the better zero

of magnetizing inductor Lz and create a voltage equal to

sistor Q , is active as is illustrated in FIG . 7B . In this mode

current rise , a transformer is utilized to sample the voltage
- aVin across the output ripple canceling inductor L2. During
the steady state operation of the converter, the voltage of
output ripple canceling capacitor Cz is equal to the input
voltage (i.e., VC4 = Vc3 = Vin ). As a result, variations in the
current of output ripple canceling inductor L2 follows
L2di 2/dt= Vin - Vc3 -aVina -avin (assuming that the changes in
the voltage of output ripple canceling capacitor Cz are

negligible ). This current variation goes through the trans

former T?: T , and appears as di?a /dt= - adity /dt= a ’ vin on the
primary side. Now , one can notice that in =i 2 + ita +iz3 +ili
with its derivative as di;,/dt= (1/L3 - a/L2 + a /L2)Vin assuming

that dizi/dtæ0 as will be shown later. By setting diin /dt= 0 ,
one will achieve the fundamental requirement of this topol
ogy as L2 = a ( 1 - a )Lz.
[0047 ] This relation ensures the cancellation of the first
order derivative of the input current. In a practical imple
mentation , the assumption of Vc3 = Vin cannot be guaranteed .
In fact, Czdv c3/dt= i 2. Hence ,

cost ofmanufacturing and larger size requirements.

[0049 ] In the second mode of operation , switching tran

VL3 = Vin - V c250 . This will discharge the magnetizing ramp
induced by the first mode. The equations proving the almost
zero ripples are still valid and hence , the converter will
operate with a negligible input or output current ripples.
Voltage and current waveforms of the ZFR leg are shown in

FIG . 8 . The waveforms of this figure are valid under the
assumption that the variations in voltages of floating - dc-link

capacitor C2 and output ripple canceling capacitor Cz are

negligible . In such conditions, the sum of 1 ,2 + i , z + it , is a dc

value and is equal to iin - izi. Now that the fundamental

requirement for achieving the almost zero behavior was
described , a complete model of the converter is derived in
the following section .

[0050 ] Damping Resistors and Average Model
[0051] The converter shown in FIG . 6B suffers from low

damping factors on the poles generated by L . - C

and

L3 - L1 - C2 resonant tanks. In practice , one can utilize active

damping methods to actively oppose the oscillations occur
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ring on these tanks. However, if the tank frequencies are
close to the switching frequency, this approach is not effec
tive. A better approach is to add damper resistors to reduce

the quality factor of these tanks. However, bypass paths

should be considered for the switching harmonics to elimi
nate loss of power in these added resistors . A common
approach to design a damped capacitor bank is through the
utilization of a smaller capacitor with low Equivalent Series

Resistor (ESR ) in parallel with a larger capacitor in series
with a resistor. This approach is known as C -RC tanks.
[ 0052] The series RC path will add a zero and a pole to the

ita = – 2abita + s(i? /Li + aily / LX ) = –2nbita +
(vcz - vc; \/L1 + a[(1 – a)vC4 – vcz + davcz )/ L2

(6)

which can emulate the behavior of a practical transformer.
[0055 ] Depending on the mode of operation , the converter

regulates the voltage of the high side or the voltage of the
low side (i.e ., dc bus capacitor C , is the input side and

high - frequency ripple filter capacitor C4 is the output or
reverse ) . In either case , the input is considered as a voltage

original transfer function . For instance , a series LC has a
current to voltage transfer function ofi, dvir = Cs/( 1 + LCs2 ).

source and hence no equation is included for the correspond

But if the capacitor is broken into a smaller capacitor C? and
a larger capacitor C2 in series with a resistor R , the response
is izdvic = ((C , + C2)s + C7C2Rs>)/( 1 +RC2s + L (C1+ C2)s + L
(C ,C2Rs ) which can be effectively damped using R without
any significant resistance for frequencies higher than that of
1 /VL (C , +C2). Therefore , the addition of the two damping
circuits is included as shown in FIG . 9 . One can design an
equivalent damping circuit using an inductive circuit assum
ing that the tank frequency is higher than the switching
frequency , but that approach is more costly. Here , the
selection criteria for the capacitors is to set all of the tank
frequencies to a lower frequency than that of the switching
frequency as described later in the design procedure.
[0053 ] To design the damping circuits, the average model
of the power converter shown in FIG . 9 is derived as
(assuming that the duty cycle, d , is fixed ):
(5a)
Liiz, =Vcz -VCI
L2L2=(1-a)VC4-vcz +davcz

one of the following equations depending on the operation

Lzilz= Vcd-dvcz
Cavcz = -d'iz,-dit ,+(VCz -vc>)/R +dizz

anderen
en

CzÝCz=izz+(V66-Vcx)/R
CSV Cs=(Vcz -vca)/R
(55)
CoVco =(vcz -VC )/R2
where df (t)/dt is denoted using f(t). If the transformer was

ideal, ita would be equal to iLi+ ail2 . However, a technical
problem is that il? has a dc component which will not pass

ing capacitor. The output has dynamics described by only

mode :

Cu?c? = 141 - ion
Cavce = ita – ili – iLz - i13 - 10L
[0056 ] To perform stability analysis and to optimally

select the damper parameters, the small signalmodel of the
converter is of interest. To derive a small signal model, the
converter is considered to be connected to a voltage source
on the low voltage side which will eliminate the capacitor

voltage equation for high - frequency ripple filter capacitor
C4. Hence , it is assumed that the converter is operating as a
boost regulator. However, based on the above equation , one
can derive the following process for a buck regulator. By
defining a vector of state variables x = [ i?? , ?L2, 113, VCI, V C2,
Vc3 , Vcs, Vc6, ital? the small signal model can be derived as
x = x + ? where

is vector of the state variables at the

equilibrium condition and x is the vector of small signal
variations of the state variables .
[0057 ] Using this large signalmodel, the steady state value

of each state variable is calculated for a fixed duty cycle of
d as:
= [vin (DR .),0,Vin (1 -3)/(ZR ),Vind,vind, Vin Vinid, Vin,0]
which can demonstrate the steady state gain of the converter
as Vow /Vin = 1 /d = 1 / ( 1 - d " ) which is similar to a standard boost
converter.

[0058 ] The small signal model of the converter near the

above equilibrium point can be derived as X = AX + Bû where

through a practical transformer. Hence , a practical trans

former is implemented as a dynamical system with a transfer
transformer.
[0054 ] This transformer introduces a zero on the dc fre
quency to eliminate any transfer of a de signal while the pole
at s= 27b cancels this effect at higher frequency. Hence, a

03x3 ALCO3x2 02x1 ]

function of s /( s +2b) where b defines the pass band of the

high pass system is derived with no gain for dc frequencies
and a gain of one for higher frequencies (i.e ., 10bsf). The

pole location b depends on the transformer design param

eters . But for simplicity, one can assume that 0 .01f sbs0 .

2fyw as the design of the transformer is for fsw . The core area

and the number of turns do not allow for a pass band lower
than that of the design parameters ( i.e ., the magnetizing
impedance acts like a short circuit for lower frequencies). To

achieve this, a dummy state variable of ita is introduced as:

A =

AclAcc Acca ACTO
???? Acac Acaca O2xi

|01x3 Atac Oix2 –20b
- 1/ 1/

0 ]

Alc = 0 a?lL2 -1/L2

To -állz 0 ]
| 1/0

Acl = -d'IC20

0

0

DIC2

10 11C30 ]

(9a )
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- continued
[ 1/(C1Ro) 0
0 1
ACC = - 0 1/(C2R1) 0
[ 0
0 1/(C3R2) ]

0

0

ACCA = 1/(C2R1)
[ 0

(90)

(90)

0

o

1/(C3R2) ]

0

(98 )

1

ACT, = -d /C2

0 1

(9g)

Acdc =lo O 1/(C6R2) ]
AGCd = ] -1/(C5R1) 0

( 9h )

ATQC = [ -1 /L1 (1/4 + a?dll ) -all? ]

((9191))

- 1/(C6R2) ]

where R , is the output resistor connected to the high voltage
side (i.e ., C ;). O is a matrix of zeros with an appropriate size .
d '= 1 - d is the steady state duty cycle of the Qi. The vector
of inputs ? = [Vin ,d ]² is :
( 10 )

0

(1 – a )/L2

dvco /Lg

1/L3

- cz?L3

0

O

O

0

( ilz + ili - ita )/C2

O

0

O

0

0

( 11a )

s.t. v = [vi] = [A| | A ( D ) – 11 = 0 ]

(11b )

1 ski, k2

(110 )

01 = -max ( R (v)
02 = min (- diag (IvD - R (v))
03 = - (k? + k2 )

(110 )

( 1le )

(11f)

where R ( ) is the vector of the real parts of its argument and

TO 1/(C5R1 )
0

max01 + 7102 + y203

0

[a[1 –ayL2 dcz /L2

diag generates a diagonal matrix from its input vector. V
is the vector of eigenvalues ay which is defined using 11b .
[0060 ] It should be noted that the matrix A in (9 ) is a

function of D and has to be dynamically recalculated during
form a linear combination between the objectives. O , maxi
mizes the absolute value of the real part of the slowest pole
of the system to achieve a faster settling time. O , maximizes
the lowest damping factor of the poles (O2 will find the
lowest damping factor, and the optimization will then maxi
mize the lowest damping factor). By maximizing the lowest
the optimization to be used as the constraint 11b . Y , and Y2

damping factor, the circuit will be damped as much as

possible to minimize the oscillations caused by the complex

pole pairs. A simple definition for the damping factor can be
proposes as :
e -RW
( 12)
which defines the damping factor as the ratio between the
real part of the pole and its absolute value. If the pole is
imaginary , this value is zero and if the pole is real, this value

is one . So by maximizing this parameter, one can reduce the

impacts of the sinusoidal terms (i.e ., imaginary components )

in the time domain response of the pole. Lastly , the third

objective minimizes the sum of k , and kn. The larger this
sum is, the larger capacitors are required . Hence , the third
objective aims at finding a compromise between the first two
performance objectives and the cost of the converter.
10061 ] Additionally , a constraint on the value of the resis
tors is required to reduce the passage of the switching

currents through the resistors . If the resistors are too small,

[0059 ] Using this model , an optimization framework for
designing the damping capacitors is introduced as follows.

From FIG . 9, one can notice that if the damping resistors go

towards infinity , the damping circuits are disconnected .
Similarly , if the damping resistors go towards zero , both
capacitors are added together to form a larger capacitor and
hence, the damping circuitry will vanish . Hence , there is an
optimal value for the damping resistors to maximize the
damping performance. To start, the ratio between the capaci
tors are defined as ky =C3/ C2> 1 as well as kz - Cd/ Cz > 1. C2
and Cz are selected based on other criteria which are

the main switching current will pass through the series RC

paths and will reduce the efficiency of the converter. Con

sider the block C3- C6 -R2. At the switching frequency, the
impedance of Cz is ?Zc1= 1/(2af, C3) while the impedance

of Co- R , is IZR,l= V 1 + 41 ? fsw2k ?C3 R22/(2af C3). If

K = IZCR,1/1Zc,1, then it is desired to have M times higher
impedance for Co -R2 compared to the Cz path at this
frequency to ensure passage of the switching ripples from
the Cz path (i.e., K2M21). Hence , a lower boundary for R2
is derived as:

parameters that have to be optimally selected using the

(VMk,2 -1 ) ( 23 , kC, < R,
(13)
(M ?k , is always greater than one since both k , and M are
greater than one ). A similar boundary for R1 is (
V Mºk _ 2 - 1)/(2af ukC ,) sR . Using these final constraints ,

zation over the feasible range of these parameters . In an

and is NP-hard (the values of k ; and R , are not continuous

introduced in the next section . However, k? and k , are
the optimization can be solved to
proposed framework . To optimally select the set of D = {R1, the
set D .
R2, k1, k?} , one needs to perform a multi-objective optimi
embodiment, the optimization is :

find the optimal values for

10062 ] The above optimization problem is non -convex

and depend on the availability of the components ). One can
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solve this optimization using a heuristic method such as the
particle swarm optimization or differential evolution . It

should be noted that this is a design optimization and does
not have to be solved very often . Hence, improving the

speed of the optimization is not necessary.

Design Procedure for a ZFR DC -DC Converter

[ 0063] In this section , the design procedure for a ZFR

boost converter is introduced along with a design example of
a 1 kW 50 V to 100 V ZFR boost converter operating at a

switching frequency of 200 kHz. This section is introduced

with respect to parameters defined in FIG . 9 . Based on the
model developed earlier , the steady state rating of each
element is calculated .
[0064 ] Power Stage Design
[0065 ] The first step in designing a ZFR converter starts
with the selection of a nominal current ripple on the mag
netizing inductance of the transformer, Lz. This approach is

similar to the design procedure for a boost or a fly back
converter. In practice , a current ripple of 25 % can lead to

satisfactory results . Although the input current has no
ripples , the magnetizing current of the transformer has

ripples and these ripples define the CCM range for the

converter. Using the up ramp in the current of the inductor,

one can derive
(14)
L3 = V; d 'Isw (2kizz)
where k is the desired ratio between the amplitude of the

current ripple to the nominal average current. For the 1 kW
converter described herein , k = 25 % and hence , Lz is 25 uH
which is set to 28 uH (e. g., due to the quantization effect

while wrapping the coil ). This value is the magnetizing
inductance of the transformer seen from Tg .
[ 0066 ] The next step is to design the input ripple canceling

circuit. The ratio of the transformer for T ,: T , is 1: 1 . How
ever, the selection of T : T , is a design choice . For the proper

operation of the circuit, L2 = a ( 1 - a )Lz. Hence, 0 < a < 1 is a

boundary for selecting a . To optimally select a , one should

note that the voltage applied L , is avin and hence , the current

of this inductor is proportional to a/ L2 . Also , the total energy
stored in this inductor is proportional to L , i, and so to

a2/L2. However, L2 = a ( 1 -a )Lz. So , the energy stored in this
inductor which is directly responsible for the size and
volume of this inductor is proportional to al( 1 - a ). As a
result, this value should be minimized on the range of
O < a < 1. L , is the sum of the leakage inductance of T , and an
added inductance of L 'z. Hence , there is another minimum
boundary induced by the leakage inductance of T , as Ly-t, sa
(1 - a )L ; (i.e ., the added inductance of L '2 cannot be a
negative value value ). Therefore , the optimal value for a is
the ratio between the leakage inductance of Li- t, and the

magnetizing inductance, Lz. However, to enforce the place
ment of the main magnetizing behavior on T ,, a small added
inductance , L 'z, in series with T , is preferred . In an embodiment, a =0 .25 . Hence , for the 1 kW example described
herein , L2 = L7-7, + L 'z = 5 .2 uH ( in the practical example, the
leakage inductance of T , is measured at 4. 2 uH and hence ,
L 'z= 1 uH ).
[0067 ] The selection of output ripple canceling capacitor
Cz is a trade- off between the cost and the performance .
Higher capacitance values will allow for better ripple can
cellation but at a higher cost. The lowest value that can be
selected is limited by the resonance frequency of L = - ( C3
C ). To have a good ripple cancellation , the voltage ripples

of this capacitor are limited to a factor of k = 1 % to 10 % .
Voltage of this capacitor varies as a result of il2. Hence ,
assuming a linear ramp for the current of L2, the current of
iL2 by the end of d 'Ts is i _2 = aVind ' T W2L2. The current of
output ripple canceling inductor L2 is roughly triangular. To
get a simple model for the current of output ripple canceling
capacitor C3, it is assumed that the average of this current is
passing through the capacitor (i.e ., the triangle is represented
by its de average). Hence, as an approximation, to get k %
ripple on Vc3, one can derive:
Cz= ad "Tsw2/(8L2k )
( 15 )
and with k = 2 % , C3 – 4 uF . But to ensure stable operation of
the converter and for proper selection of the damping
resistors , the tank frequency of Cz - L , should be set to at
least 0 .5 -2 decades below the switching frequency (other
wise , either the circuit is not properly damped or the
efficiency is reduced as the main switching ripples will pass

through the damping resistors ).

[0068 ] In this example, fx203~ 25 kHz which is 0.85
canceling capacitor Cz is increased to 8 uF to achieve the 1
decade separation. This approach will slightly increase the
cost of the converter while improving its efficiency this
separation allows for proper design of the damping resistor
and to prevent any switching ripples passing through the
damping resistor ). For a practical implementation , oneneeds
a capacitor with the selected value and with a current
tolerance of:
iCRMS= avind'T w (2V (3)L2).
decade below the switching frequency. Hence , output ripple

In this example , this value is 2 A .

[0069] The next step is to select filtering inductor Lj.
inductance of T . and an external inductor L ', as Li = Ly-Te +
L ', . This inductor prohibits variations of current on the T .
side. Hence , by selecting a sufficiently large inductor, L1
Filtering inductor L , is the total inductance of the leakage

regulates the currentof its path and prevents variations in the
current of T . The minimum value for this inductance is the

leakage inductance of T . itself. However, in a preferred
embodiment a series inductance L ', is added so that the total
inductance in this path is twice as large as magentizing
inductor Lz to ensure that the magnetizing behavior appears
on Tg. In the example described herein , an external inductor

of L'i = 25 uH is added to the leakage inductance of L -I ,

which is measured at 28 uH .

[0070 ] The floating - dc -link capacitor C2 is selected by
ripple of this capacitor is almost canceled by the voltage

assuming a nominal voltage ripple as well. The voltage

induced on T , and will not directly propagate to the output
(unlike conventional converters , in this converter the ripple

is passed as a second order differential equation which

relaxes the requirements for larger capacitance values ). In

this embodiment, a nominal ripple of k = 2 .5 % is considered .
Therefore ,
(16 )
C = d'T5 /(kR )
and hence , Cz = 10 uF for the example understudy .
[0071] After selection of this capacitor, the resonant tank

frequency of L3- L1- C2 is checked to ensure sufficient
separation from the switching frequency . In this case ,
fz ,L3C2– 5 kHz. For a practical implementation, one needs a
capacitor with the selected capacitance and a current ripple
tolerance of ic , MSciou Vind (dR .). In this example , this
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value is 10 A and hence , a high current, low ESR metalized
polypropylene film capacitor will be selected .
[0072] The output capacitor does not have any specific
requirements as the ripples on this capacitor are theoretically

negligible . One can design this capacitor based on the full

load step considering the bandwidth of the converter. If the

converter has a full step response time of Tsettle , then the

output capacitor should tolerate the full load from the time

of the load step t to t + Tsettle with a maximum drop of k % .
Hence , Tsettie /(KR .) < C ). In this example, C1= 7 .5 uF .
[0073] Lastly, to optimally find the damping parameters,
the circuit parameters of C = 7 .5 uF, Cz = 10 uF, Cz= 8 °F,
Ly = 25 pH , L2 = 5.2 pH , and L3= 28 uH are placed in (9 ) to
derive the state matrix A . This matrix is a 9x9 matrix with
4 unknown parameters of C5, C6, R1, and R . To perform the
optimization ( 11), Cs= k , C , and Co = k , Cz and the optimiza

Îz , - aiz ,. This current is measurable and contains information

regarding the current ripples which can be used for fault
circuitry and peak current control.

[0077] In the exemplary embodiment described herein , the
input current is of interest. Input current can be described as
lin =iz, + iz +12 , -17,= (iz,- ÎL ,) + (1 -a ) iz,+ iz ,which does not con
tain the first order switching ripples and has a steady state
value of V : / (d ’ R ). Due to lower ripple contents, this current
allows for a better PI controller design with reduced ripple
pass - through challenges in analog implementation of pro
portional controllers. Based on the model developed herein ,
a selection matrix of C = [ 1 , 1 , 1 , 0 , 0 , 0 , 0 , 0 , - 1 ] can extract

the input current as în (s)/d (s )= C? (s)= C ( sI - A )- 1B [0 , 1 ]
controller design , one should note that the model is derived

where [0 , 1 ]> selects the duty cycle as the input. During the
based on the duty cycle of switching transistor Q . However,

tion is performed on k , and k , instead as described before .

the converter is operating in the boost mode . Hence , the

add to the cost and real- estate requirements of the design .

regulate the current passing through the converter. Knowing

Also , k? and k have to be larger than one to provide the
desired damping behavior. Larger values of k? and k will

Hence , as a rule of thumb , many industries use a k value of

2 or 3 to design a C -RC damping scheme. Also , k , and ky are
selected as fractional numbers based on the availability of
capacitors. In this example, k? and ky are selected from the
set { 1.5 , 2 , 2.5 , 3 } . Constraints on R , and R2 are defined
using ( 13 ) . In ( 13 ), M is selected as M = 5 to guarantee the
RC -path impedance of at least 5 times higher than the C path
at the frequency of switching . This will improve the effi
ciency of the converter by reducing the flow of the switching
current through the RC path . Based on this M and using the
largest k ' s , the constraints are derived as 0 .49SR , and

0 .49925R2. Also , the values of these resistors are restricted
optimization is

to the standard 1 % resistor table . The objective of the

min [max( R (v))+max (diag(lvl)-1 R (V))+yK ]

controller requires to have one additional negative sign for

stability since 1in (s )/d (s)/s > ( < 0 . This PI controller will

the duty cycle , one can directly control the magnetizing

current of the converter using this PI controller and without

adding a separate current sensor on T ,

[0078 ]. By robust tuning of PI parameters (e . g ., by using

Matlab , etc .), an optimized PI controller for this design is

derived as kpi( 1 +k ; /s) with kp = 0 .00092 and k = 14000. This

PI controller generates the small signal variations of d as a
function of the current feedback . Meanwhile , the large
signal duty cycle, d can be calculated as d = Vin / v * c1. There
fore, the combined feed -forward and feedback controllers is

d = - kep (1+" } - in),
d =

x

$

(17 )

where K = k ,+ ky. By solving this optimization problem using

which can be written as

PSO , R1 = 1. 292 , R2= 1 .32 , k1 = 2 , and k2 = 2 .

[0074 ] Controller Design

[0075 ] In an embodiment, proportional-integral (PI) con

trollers are considered for the current and voltage regulators .

Although more advanced types of controllers are applicable ,

majority of the industries prefer simple analog controllers to
achieve cost effectiveness . To design the PI controllers , two

approaches can be taken . In the first approach , the linearized

d = Vinlvci - kopi11 +

S

lin )

to eliminate the dependency on R . ( the superscript * denotes

the reference parameter ).
[0079 ] Next, by combining the current controller and the

model of the system is reduced in order. It has been shown
that a reduced order model improves the performance of the

small signal of the system ( e .g ., in Matlab , etc. ), a voltage
controller is designed for the closed - loop current- controlled

second approach , the order of the model is not reduced and

the voltage and current controllers are designed and can be

controllers designed based on the analytical methods. In the
the controller parameters are numerically optimized to

achieve the desired performance indices. The second
method requires numerical optimization but will deliver the
optimal compensator coefficients . In the exemplary embodi
ments described herein , PI parameters are optimized using
the full small signal model of the system (e . g ., in Matlab ,
etc .) . In the first step , the current controller has to be

designed .

[0076 ] The ZFR converter described herein has multiple
of the converter, i ,, defines the power flowing through the
converter and can be considered as the main current to be
regulated . However, L3 is an imaginary inductor and the
current of this inductor is notmeasurable . The current of the
primary side of the transformer can be written as i, , - i = iz ,
current paths that can be regulated . The magnetizing current

La

3

example as ky (1 + k ; ) where ko,= 0. 23 and ki = 14000 . Now ,
implemented as well as the hardware.
Converter Development
[0080 ] This section describes development of the 1 kW

50V to 100V converter described above .
[0081] Coupled Inductor Development

[0082 ] It should be noted that the total NxI in the magnetic

core of the coupled inductor is Neizta?N iL2 + N ili where
N , is the number of turns for T , (based on FIG . 6B ). Based
on the equilibrium point derived in (8 ), the dc magnetizing
term of the core is N Vind? R ., which will be added by the
ripple terms including the major ripples of L , as Vin ( 1 - d )
Ts /2Lz. Hence, as the gain of the converter is increased , the
magnetizing current increases by a square factor. This is a
significant draw back for this converter . However, as long as
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a reasonable gain is demanded , the total magnetic core
required will be smaller than that of a traditional topology
offering the same input/output ripples.
10083] In this example , the gain of the converter is set to
2 .Hence , the inductor will have to handle slightly more than

20 A without entering saturation . To implement this induc

tor, an ETD core is wrapped with 12 turns of four parallel

Litz wires to construct T , 12 turns of four parallel Litz wires
for T , and 4 turns of the sameLitz wire for T , the wire used

are rated for 2 .5 A ). This inductor was tested under a 20 A
dc bias to ensure its performance and maintaining its induc

tance at the maximum load. This test is shown in FIG . 14 .

[ 0084 ] In an aspect, a power circuit includes a switching
circuit (e.g., Qi and Q2, Q3 and Q4, Qs and Qo, etc .), a main
storage element (e. g., Llp , where p is an arbitrary phase ),
and a resonant tank (e .g ., L3p, Llp, and C2p , where p is an

arbitrary phase ). The switching circuit is configured to

control a power flow between an input and an output. The
main storage element is electrically connected in series with

the switching circuit. The resonant tank is electrically
coupled to the switching circuit and configured to compen

sate for switching ripples in the main storage element.
[0085 ] In one form , the power circuit is a converter. In
another form , the power circuit is an inverter. In yet another
form , the resonant tank comprises a coupled inductor ( e . g .,

T21: Tp2 :T23 , where p is an arbitrary phase ) electrically
storage element comprises an internal magnetizing inductor

connected to the switching circuit. In another form , themain

of a phase transformer (e.g., Ta3, Tb3, Tc3, Tal, Tb1, Tcl, Ta23

Tb2, Tc2 ). In yet another form , the resonant tank comprises
a coupled inductor (e.g ., L2p , where p is an arbitrary phase )
and capacitor (e. g., C3p, where p is an arbitrary phase )

tor is configured to compensate for ripples in the alternating
current caused by the alternating flow of the direct current
through the first winding of the coupled inductor. In this
manner, the alternating current is substantially rippleless
(e.g ., without ripples ) at the first output terminal.
[0087

In one form , the power conversion circuit further

includes a filtering inductor (e .g ., Llp , where p is an arbitrary
phase ) electrically coupled between the input terminal and
the first coupled inductor. In another form , the switching
circuit includes a plurality of transistors ( e.g ., Q , and Q2, Q3

and Q , Q and Qo, etc .) connected in series and a converter
capacitor ( e .g ., C20 , where p is an arbitrary phase ) electri
cally connected in parallel with the transistors. In yet another

form , the power conversion circuit further includes a reso
phase ) electrically coupled to the first switching circuit and
configured to further compensate for the ripples in the
alternating current.
[0088 ] In another form , the power conversion circuit fur
ther includes an output ripple canceling inductor (e.g., L2p ,
where p is an arbitrary phase ) and an output ripple canceling
capacitor (e.g ., C3p , where p is an arbitrary phase ) that are
nant tank ( e. g ., L3n , Lin , and C20 , where p is an arbitrary

electrically coupled to the coupled inductor and the output
terminal. In this form , the output ripple canceling inductor is
configured to generate a ramp current that cancels a ramp
generated by the inherent magnetizing inductance and the
output ripple canceling capacitor is configured to provide a
locally floating voltage that is substantially equal to an

output voltage of the alternating current at the output ter
minal.

[0089] In yet another form , the power conversion circuit
further includes a second coupled inductor, a second switch

electrically connected in series with a secondary winding of
the phase transformer. In another form , the power circuit

ing circuit , a second output terminal, a third coupled induc

further
includes a coupled transformer (e.g., T21: Tp2, where
p is an arbitrary phase ) having a winding electrically con

second coupled inductor is electrically coupled to the input
terminal and has a second inherent magnetizing inductance .

nected in series with the switching circuit. In this form , the

tor, a third switching circuit, and a third output terminal. The
The second switching circuit is electrically coupled to the

coupled transformer has a 1 : 1 ratio with a main winding of
the phase transformer and is configured to compensate for
switching ripples in voltage at the input of the power circuit.

second coupled inductor and is configured to alternate the

In yet another form , the switching circuit comprises a pair of

current in a second winding of the second coupled inductor.

switches connected in series . In another form , the switches

are alternately switched ON and OFF . In yet another form ,
the switching circuit further includes a converter capacitor

( e.g ., C2p, where p is an arbitrary phase ) electrically con
nected in parallel with the switches . In another form , the
power circuit includes a high -frequency ripple filter (e .g.,
C4p , where p is an arbitrary phase ) electrically connected in
parallel with the resonant tank .
[ 0086 ] In another aspect, a power conversion circuit
includes an input terminal, a coupled inductor ( e.g., Tol :
Tp2 : Tp3 , where p is an arbitrary phase ), a switching circuit
( e. g ., Q , and Q , Q? and Q , R , and Qo, etc .), and an output
terminal. The input terminal is configured to receive a direct
current. The coupled inductor is electrically coupled to the

input terminal and has an inherent magnetizing inductance .
The switching circuit is electrically coupled to the coupled
inductor and is configured to alternate the flow of the direct
current through a first winding of the coupled inductor to
produce an alternating current in a second winding of the

coupled inductor. The alternating current has a first phase .

The output terminal is electrically coupled to the coupled

inductor and is configured to provide the alternating current.

The inherentmagnetizing inductance of the coupled induc

flow of the direct current through a first winding of the
second coupled inductor to produce a second alternating
The second alternating current has a second phase that is

different from the first phase . The second output terminal is
electrically coupled to the second coupled inductor and is
configured to provide the second alternating current. The

third coupled inductor is electrically coupled to the input
terminal and has a third inherent magnetizing inductance .
The third switching circuit is electrically coupled to the third

coupled inductor and is configured to alternate the flow of

the direct current through a first winding of the third coupled
inductor to produce a third alternating current in a second
winding of the third coupled inductor. The third alternating
current has a third phase that is different from the first and
second phases. The third output terminal is electrically
coupled to the third coupled inductor and is configured to
provide the third alternating current. The inherent magne
tizing inductance of the second coupled inductor is config

ured to compensate for ripples in the second alternating
current caused by the alternating flow of the direct current

through the first winding of the second coupled inductor. In
this manner, the second alternating current is substantially
rippleless (e .g., without ripples ) at the second output termi
nal. The inherent magnetizing inductance of the third
coupled inductor is configured to compensate for ripples in
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the third alternating current caused by the alternating flow of
the direct current through the first winding of the third
coupled inductor. In thismanner, the third alternating current
is substantially rippleless ( e.g ., without ripples ) at the third
output terminal.

[0090 ] A method of canceling current ripples in accor
dance with yet another aspect of the present disclosure
includes receiving an electrical direct current at a coupled
inductor via an input terminal. A direction of the flow of the

electrical direct current is switched through a first winding
of the coupled inductor to generate an electrical alternating

current in a second winding of the coupled inductor. An

inherent magnetizing inductance of the coupled inductor

compensates for ripples in the electrical alternating current
caused by the switching. The compensated electrical alter
nating current is provided at an output terminal of the

coupled inductor.
[0091] In one form , the method further includes an induc
tor electrically coupled to the coupled inductor and the
output terminal generating a ramp current that cancels a

ramp generated by the inherent magnetizing inductance of
the coupled inductor. In another form , a resonant tank

compensates for the ripples in the electrical alternating

current.

[0092 ] Having described the invention in detail, it will be
apparent that modifications and variations are possible with
out departing from the scope of the invention defined in the
appended claims.
[0093] When introducing elements of the present inven
tion or the preferred embodiments (s ) thereof, the articles
“ a” , “ an ” , “ the” and “ said ” are intended to mean that there
are one or more of the elements . The terms " comprising” ,

" including” and “ having ” are intended to be inclusive and

mean that there may be additional elements other than the

listed elements.

10094 ) In view of the above , it will be seen that the several
objects of the invention are achieved and other advantageous
results attained .

[0095 ] As various changes could be made in the above

constructions , products , and methods without departing

from the scope of the invention , it is intended that all matter
contained in the above description and shown in the accom

panying drawings shall be interpreted as illustrative and not
in a limiting sense .

What is claimed is:
1 . A power circuit comprising :
a switching circuit configured to control a power flow
between an input and an output;
a main storage element electrically connected in series
with the switching circuit ; and

a resonant tank electrically coupled to the switching
circuit and configured to compensate for switching
ripples in the main storage element.

2 . The power circuit of claim 1, wherein the power circuit

is a converter.
3 . The power circuit of claim 1 , wherein the power circuit
is an inverter.

4 . The power circuit of claim 1 , wherein the resonant tank
comprises a coupled inductor electrically connected to the
switching circuit .

5 . The power circuit of claim 1 , wherein the main storage

element comprises an internal magnetizing inductor of a
phase transformer.

6 . The power circuit of claim 5 , wherein the resonant tank

comprises a coupled inductor and capacitor electrically

connected in series with a secondary winding of the phase

transformer.
7 . The power circuit of claim 5 , further comprising a
coupled transformer having a winding electrically connected
in series with the switching circuit, said coupled transformer

having a 1 : 1 ratio with a main winding of the phase
transformer and configured to compensate for switching

ripples in voltage at the input of the power circuit .

8 . The power circuit of claim 1, wherein the switching
circuit comprises a pair of series - connected switches.

9. The power circuit of claim 8, wherein the switches of

the switching circuit are alternately switched ON and OFF .
10 . The power circuit of claim 8 , wherein the switching

circuit further comprises a converter capacitor electrically
connected in parallel with the switches.

11 . The power circuit of claim 1, further comprising a

high frequency ripple filter electrically connected in parallel
with the resonant tank .

12 . A power conversion circuit comprising :
an input terminal configured to receive a direct current;
a first coupled inductor electrically coupled to the input
terminal, the first coupled inductor having a first inher
ent magnetizing inductance;

a first switching circuit electrically coupled to the first

coupled inductor, the first switching circuit configured
to alternate the flow of the direct current through at

least a first winding of the first coupled inductor to
winding of the first coupled inductor, the first alternat
produce a first alternating current in at least a second

ing current having a first phase ;

a first output terminal electrically coupled to the first
coupled inductor, the first output terminal configured to

provide the first alternating current;
wherein the first inherent magnetizing inductance of the
first coupled inductor is configured to compensate for

ripples in the first alternating current caused by the
alternating flow of the direct current through the at least
first winding of the first coupled inductor such that the

first alternating current is substantially rippleless at the
first output terminal.
13 . The power conversion circuit of claim 12 , further
comprising a first filtering inductor electrically coupled
between the input terminal and the first coupled inductor.
14 . The power conversion circuit of claim 12, wherein the
switching circuit comprises a plurality of series - connected

transistors and a converter capacitor electrically connected
in parallel with the plurality of transistors .

15 . The power conversion circuit of claim 12, further
switching circuit and configured to further compensate for
the ripples in the first alternating current.
16 . The power conversion circuit of claim 12 , further

comprising a resonant tank electrically coupled to the first

comprising an output ripple canceling inductor and an

output ripple canceling capacitor electrically coupled to the
first coupled inductor and the first output terminal, wherein
the output ripple canceling inductor is configured to generate

a ramp current that cancels a ramp generated by the first
inherent magnetizing inductance , and wherein the output
ripple canceling capacitor is configured to provide a locally
floating voltage substantially equal to an output voltage of

the first alternating current at the first output terminal.
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17 . The power conversion circuit of claim 12 , further
comprising:
a second coupled inductor electrically coupled to the input
terminal, the second coupled inductor having a second
inherent magnetizing inductance ;
a second switching circuit electrically coupled to the
second coupled inductor, the second switching circuit
configured to alternate the flow of the direct current
through at least a first winding of the second coupled
inductor to produce a second alternating current in at
least a second winding of the second coupled inductor ,
and the second alternating current having a second
phase different from the first phase ;
a second output terminal electrically coupled to the sec
ond coupled inductor, the second output terminal con
figured to provide the second alternating current;

a third coupled inductor electrically coupled to the input
terminal, the third coupled inductor having a third

inherent magnetizing inductance ;
a third switching circuit electrically coupled to the third
coupled inductor, the third switching circuit configured

to alternate the flow of the direct current through at

least a first winding of the third coupled inductor to
produce a third alternating current in at least a second

winding of the third coupled inductor, and the third
alternating current having a third phase different from
the first and second phases ; and
a third output terminal electrically coupled to the third
coupled inductor, the third output terminal configured

to provide the third alternating current;
wherein the second inherent magnetizing inductance of

the second coupled inductor is configured to compen

sate for ripples in the second alternating current caused

by the alternating flow of the direct current through the

at least first winding of the second coupled inductor

such that the second alternating current is substantially

rippleless at the second output terminal, and
wherein the third inherent magnetizing inductance of the
third coupled inductor is configured to compensate for
ripples in the third alternating current caused by the
alternating flow of the direct current through the at least
first winding of the third coupled inductor such that the

third alternating current is substantially rippleless at the

third output terminal.
18 . A method of canceling current ripples , comprising:

receiving an electrical direct current at a coupled inductor

via an input terminal;
current through at least a first winding of the coupled
inductor to generate an electrical alternating current in
at least a second winding of the coupled inductor, the

switching a direction of the flow of the electrical direct

electrical alternating current having a first phase ;
compensating, by an inherent magnetizing inductance of

the coupled inductor, for ripples in the electrical alter
nating current caused by said switching; and
providing the compensated electrical alternating current
at an output terminal of the coupled inductor.
19 . The method of claim 18 , further comprising generat
ing a ramp current, by an inductor electrically coupled to the
coupled inductor and the output terminal, that cancels a

ramp generated by the inherent magnetizing inductance of
the coupled inductor.

20 . The method of claim 18 , further comprising compen
sating , by a resonant tank, for the ripples in the electrical

alternating current.
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